搜索资源列表
DW8051_ALL
- 包中包括, DW8051完整的Verilog HDL代码 两本手册: DesignWare Library DW8051 MacroCell, Datasheet DesignWare DW8051 MacroCell Databook 三篇51论文: 基于IP 核的PSTN 短消息终端SoC 软硬件协同设计 Embedded TCP/ IP Chip Based on DW8051 Core 以8051为核的SOC中的万年历的设计 -DW8051 is desi
Timer
- 嵌入式系统的单片集成定时器的Verilog实现。可实现多种配置模式,可作为通用的定时器设计模板-This is a standed timer for an SOC design.It can realize multible function need to design an micro process circut
dynamic-voltage-scaling
- 用硬件描述语言编写的用于片上系统的低功耗的动态电压调节算法-Dynamic Voltage Scaling Algorithm designed in verilog Hard Descr iption Language using for low power of soc chips and some other pipelined design!
quick_reference
- SPECMAN LEARNING MATERIAL FOR VERIFICATION OF VHDL VERILOG SOC
or1200_sopc
- 用verilog语言编写的or1200+wishbone总线+串口uart+片上ram,最小系统soc。包括片上ram的软件系统(C语言编写)都有。但下载者要使用此系统需要很多工具链,搞soc的应该都装好了。 绝对原创!用quartusII11.0在Altera DE2-115上验证通过,Modelsim SE 6.5f仿真通过。-It s very strange for Chinese people communicating with each other in English. Ri
sockit_owm_latest.tar
- 1-wire master written in Verilog HDL, ready for integration into a FPGA or ASIC based SoC. A port of the 1-wire Public Domain Kit (version 3.10r2) from Maxim is also provided, with all the code required for integration into the Altera development
RC_Engine
- 用Verilog實現的推薦系統, 用於片上系統設計-It is the Verilog source code for recommendation system. It can be used in SoC design.
GD25LQ40_verilog
- SPI接口的flash仿真模型,用于soc仿真,本人使用过了,很好用的-spi flash verilog model
SPI-flash
- ST公司的M25Pxx SPI flash memory的verilog仿真模型,该模型准确地描述了SPI flash memory的行为,包括读,写,擦除等操作,可以用来挂在带有SPI接口的soc外部,方便验证SPI接口。 -ST' s verilog simulation model M25Pxx SPI flash memory, the model accurately describes the SPI flash memory behavior, including readi
DE1_SoC_Audio
- 声音录制、播放的Verilog代码,用于Altera Cyclone V SOC. 写时适配的是DE1-SOC开发板。-Audio recording and playing code for Altera Cyclone V SOC FPGA. Code was designed for DE1-SOC development board, but could be reference for other boards.
vga_verilog
- 在DE1-SOC上运行的verilog HDL代码,可以驱动VGA显示彩条。quartus II 14.0可以直接使用-Verilog HDL code running on DE1-SOC, can drive VGA display color bars. quartus II 14.0 can be used directly
1602_FPGA
- 本设计是在DE1_SoC开发板上驱动一个1602,注意不是用Verilog驱动的,而是用C去驱动的,用了现在很流行的soc技术,是一个帮忙入门DE1_SOC的优秀程序-This design is driven DE1_SoC a 1602 development board, pay attention to not using Verilog-driven, but with C to drive, with the now very popular soc technology, is a
12spi.tar
- SPIverilog代码,属于SOC的子模块,SOC片上系统的一个子模块-SPI verilog source codes
4NandFlash.tar
- nandflash接口的verilog代码,用verilog编写,片上系统SOC源代码分析的nandflash接口代码,总线是wishbone-Nandflash u63A5 u53E3 u7684verilog u4EE3 u7801 uFF0C u7528verilog u7F16 u5199 uFF0C u7247 u4E0A u7CFB u7EDFSOC u6E90 u4EE3 u7801 u5206 u6790 u7684nandflash u
5SDRAM.tar
- SRAM接口的verilog代码,用verilog编写,片上系统SOC源代码分析的SRAM接口代码,总线是wishbone-SRAM u63A5 u53E3 u7684verilog u4EE3 u7801 uFF0C u7528verilog u7F16 u5199 uFF0C u7247 u4E0A u7CFB u7EDFSOC u6E90 u4EE3 u7801 u5206 u6790 u7684SRAM u63A5 u53E3 u4EE3
6IIS.tar
- IIS接口的verilog代码,用verilog编写,片上系统SOC源代码分析的IIS接口代码,总线是wishbone-IIS interface verilog code